

ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

List of published papers in national/ international conference proceedings during the year 2017

S. No.	Title of the Conference Paper	Page No.
1.	Advanced seven level transformer-less multilevel inverter topology for PV application	1-2
2.	Architecture based performance evaluation of IIR digital filter for DSP applications	3-4
3.	Design and implementation of efficient IIR LMS adaptive filter with improved performance	5-6
4.	Hand written symbol recognition using hierarchical shape representation model based on shape signature	7-10
5.	Novel Hash Based Key Generation for Stream Cipher in Cloud	11-14

My Settings ✔ Help ✔

Institutional Sign In

Institutional Sign In

All

Q

ADVANCED SEARCH

SUBSCRIBE

Conferences > 2017 Third International Conf...

Advanced seven level transformer-less multilevel inverter topology for PV application

Publisher: IEEE

Cite This

PDF

N. Rajanand Patnaik; Y. Ravindranath Tagore; S. Chaitanya

0 C C = 4

Citations

440

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

Maximum Power Point Tracker (MPPT) for Photovoltaic Power Systems-A Systematic Literature Review

2018 European Control Conference (ECC)

Published: 2018

Abstract

Document Sections

I. Introduction

II. Design of PV Power System

III. Simulation Analysis

IV. Conclusion

Abstract:In the present trend the Renewable Energy Sources (RES) are the main alternative concept to develop the power generation and it is cheap compared to other sources. The RE... View more

▶ Metadata

Abstract:

In the present trend the Renewable Energy Sources (RES) are the main alternative concept to develop the power generation and it is cheap compared to other sources. The RES (Renewable Energy Sources) like solar energy, wind energy, geothermal energy, biomass, tidal power etc., and here among all these sources of energy solar module is developed with two individual boosts converters are utilized to step-up the voltage with Maximum Power Point P&O (Perturb & Observe) technique. The fundamental concentration of this paper is to present the advanced multilevel competitive inverter topology with reduction in device count is the main merit of this topology which is called Packed U Cell (PUC). The main issue of previously designed multilevel inverter topologies is bulk in complex structures; hence it affects the overall system in terms of cost. Due to the excellent characteristics of Packed U Cell topology there is no need of filter requirement, because of output voltage and current are nearer to sinusoidal. To highlight the merits and performance of this proposed concept was simulating in MATLAB/Simulink.

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Published in: 2017 Third International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB)

Date of Conference: 27-28 February INSPEC Accession Number: 2017

17040069

Evaluation of the "Hill Climbing" and the "Incremental Conductance" Maximum Power Point Trackers for Photovoltaic Power Systems IEEE Transactions on Energy Conversion

Published: 2012

Show More

PRINCIPAL ABITYA ENGINEERING COLLEGE SURAMPALEM - 533 437

Date Added to IEEE Xplore: 11 July

DOI: 10.1109/AEEICB.2017.7972393

2017

Publisher: IEEE

▼ ISBN Information:

Conference Location: Chennai, India

Electronic

ISBN:978-1-5090-5434-3 Print on Demand(PoD) ISBN:978-1-5090-5435-0

N. Rajanand Patnaik

Department of EEE, VLITS, Guntur, India

Y. Ravindranath Tagore

Department of EEE, VLITS, Guntur, India

S. Chaitanya

Department of EEE, AEC, Kakinada, India

: ■ Contents

I. Introduction

In this modern trend of renewable energy sources, the demand for developing the PV system is increasing day by day because of excellent characteristics in main aspects compared to the other renewable sources. In present days PV installations are increasing exponentially mainly with support of government to develop the green energy concept. One of the foremost vital varieties of PV installation is that the grid connected electrical converter configurations. These grid connected PV systems is classified from two main points: PV cell and electrical converter configurations Fig. 1. The PV cell should be classified into five groups: string, multi-string, AC-cell, AC-module and centralized technology.

Authors

N. Rajanand Patnaik

Department of EEE, VLITS, Guntur, India

Y. Ravindranath Tagore

Department of EEE, VLITS, Guntur, India

S. Chaitanya

Department of EEE, AEC, Kakinada, India

Figures

References

Citations

Keywords

Metrics

317

PRINCIPAL

ADITYA ENGINEERING COLLEGE SURAMPALEM - 533 437

IEEE Personal Account

Purchase Details

Profile Information

Need Help?

Follow

- IV. Design and Implementation
- V. Implementation of a Filter

Show Full Outline

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Abstract:

A relatively recent innovation in the domain of digital filtering has been the introduction of signal processing applications with effective power utilization. No scope towards the effective and efficient architecture realization with existing part of literature, and hence investigation is made and is confined with cascade form of filter design. In this paper, architectures are realized based on common set of specifications to arrive at the high performance recursive filter for low power applications using Xilinx System Generator. Infinite Impulse Response (IIR) filters can be realized in many forms those are Direct form-I, Direct form-II, Cascade, parallel form. All these structures provide a space for selection of an appropriate architecture for reduction of power consumption and improvement in speed of digital filters. In this particular work, a 5 th order low pass IIR filter is realized in Direct form-I, Direct form-II, Cascade form (Direct form-I/ Direct form-II) as an example of the methodology in a Xilinx FPGA device. Also corresponding power analysis was performed and finally concluded that cascade (Direct form-I) realization is the best technique to implement higher order IIR filters when power is a main constraint, cascade (Direct form-II) technique is best with area and speed as constraints.

Published in: 2017 International Conference on Big Data Analytics and Computational Intelligence (ICBDAC)

control by field programmable gate arrays The Fifth International Conference on Power Electronics and Drive Systems, 2003. PEDS

FPGA implementation of Kalman low-pass filter for applications in sigma-delta (/spl 2003 IEEE Workshop on Signal Processing

Show More

Perso Sign

ADITYA ENGINEERING COLLEGE SURAMPALEM - 533 437

+1.91.61

Date of Conference: 23-25 March

Date Added to IEEE Xplore: 19

October 2017

▼ ISBN Information:

Electronic

ISBN:978-1-5090-6400-7 USB ISBN:978-1-5090-6399-4 Print on Demand(PoD) ISBN:978-1-5090-6401-4

INSPEC Accession Number:

17261528

DOI: 10.1109/ICBDACI.2017.8070838

Publisher: IEEE

Conference Location: Chirala, Andhra

Pradesh, India

P. Bujjibabu

Aditya Engineering College, low power VLSI Design ()

N. Sravani

Department of ECE, Aditya Engineering College, Andhra Pradesh, India

⋮ Contents

I. Introduction

NEED FOR LOW POWER: Reduction of power consumption and dissipation [11] [12] is significantly important for all high performance systems since it is desirable to maximize the run time with minimum regione in the Continue, Battery fire and weight of batteries. That's why the technology with low power consumption has become a major subject in today's electronic world.

Authors P. Bujjibabu Aditya Engineering College, low power VLSI Design () N. Sravani Department of ECE, Aditya Engineering College, Andhra Pradesh, India Figures References Citations Keywords Metrics

PRINCIPAL ABITYA ENGINEERING COLLEGE SURAMPALEM - 533 437

Need Help?

Follow f in 💆

IEEE Personal Account CHANGE USERNAME/PASSWORD Purchase Details

PAYMENT OPTIONS

VIEW PURCHASED **DOCUMENTS**

COMMUNICATIONS **PREFERENCES**

Profile Information

PROFESSION AND **EDUCATION**

TECHNICAL INTERESTS

US & CANADA: +1 800 678 4333

WORLDWIDE: +1 732 981

0060

CONTACT & SUPPORT

Browse > My Settings ∨ Help ∨

Institutional Sign In

Institutional Sign In

All

Q

Cart

ADVANCED SEARCH

More Like This

noise control

Published: 2009

Published: 2006

Design and implementation of least mean

square adaptive filter on Altera Cyclone II Field Programmable Gate Array for active

2009 IEEE Symposium on Industrial Electronics & Applications

The Implementation of a High Speed

Electrotechnical Conference

Adaptive FIR Filter on a Field Programmable

MELECON 2006 - 2006 IEEE Mediterranean

Conferences > 2017 International Conference...



Design and implementation of efficient IIR LMS adaptive filter with improved performance

Publisher: IEEE

Cite This

PDF

P. Bujjibabu ; K. Sirisha All Authors

0 C C = 4

Paper

411 Text Views **Alerts**

Manage Content Alerts

Add to Citation Alerts

Abstract



Document Sections

I. Introduction

II. Adaptive Filter

III. LMS Filter Algorithm

IV. Analysis of Existing and Proposed Designs

>> Conclusion

attention towards power aware d... View more

▶ Metadata

The evolution of multi-feature portable devices with high speed processors and with drastic growth in component density turns the designer attention towards power aware design schemes. In low power VLSI designs an adaptive filter can obtain a reduction in terms of area and power consumption. A system with a linear transfer function controlled by variable parameters and a means to adjust those parameters according to an optimization algorithm is called adaptive filter. The Least Mean Square (LMS) filter is one of adaptive filters type which is used commonly, because of its simplicity and also because of its satisfactory convergence performance. The current IIR adaptive filter uses LMS to reduce area-delay product and energy-delay product. To reduce this delay one can implement filter in pipelined structure. Shift-add tree efficiently minimizes the critical path and silicon area without increasing the number of adaptation delays. The structure of IIR adaptive filter designing is done by using two main blocks: IIR block and new coefficients block (weights block). Weights block consists of series of partial product generators and shift/add tree. Partial product generators has 2 to 3 decoders and AND/OR cells. Weights block performs multiply accumulate operations. Filter block depends upon on the new filter coefficients obtaining from weights block. The proposed filter is designed in MATLAB (2013a) for its performance characteristics and its constraints are verified using XILINX (verl4.7) implemented on FPGA.

Abstract: The evolution of multi-feature portable devices with high speed

processors and with drastic growth in component density turns the designer

Show More

PRINCIPAL

aditya Engineering College SURAMPALEM - 533 437

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Published in: 2017 International Conference on Big Data Analytics and Computational Intelligence (ICBDAC)

Date of Conference: 23-25 March

INSPEC Accession Number:

17261561

Date Added to IEEE Xplore: 19

October 2017

DOI: 10.1109/ICBDACI.2017.8070841

Publisher: IEEE

▼ ISBN Information: Electronic

Conference Location: Chirala, Andhra

Pradesh, India

ISBN:978-1-5090-6400-7 USB ISBN:978-1-5090-6399-4

Print on Demand(PoD) ISBN:978-1-5090-6401-4

P. Bujjibabu

Aditya Engineering College, Low power VLSI Design

K Sirisha

Department of ECE, Aditya Engineering College, Andhra Pradesh, India

□ Contents

I. Introduction

DIGITAL filters are indispensable elements in signal processing and find numerous applications in industrial electronics like, power system, automatic control, and communications engineering. At the tisign of 1960 cotton undergoad in the riecting in the literature. With the eloquence advancements in digital technologies, digital filters began to offer cognizant puritanical solutions to many problems of the past.

А	u	τı	n	О	r	S		

P. Bujjibabu

Aditya Engineering College, Low power VLSI Design

K. Sirisha

Department of ECE, Aditya Engineering College, Andhra Pradesh, India

Figures References Citations Keywords Metrics

IEEE Personal Account

Purchase Details

DOCUMENTS

Profile Information

CHANGE USERNAME/PASSWORD PAYMENT OPTIONS VIEW PURCHASED

PREFERENCES

PROFESSION AND

EDUCATION TECHNICAL INTERESTS

COMMUNICATIONS 4333

US & CANADA: +1 800 678

Need Help?

WORLDWIDE: +1 732 981

0060

CONTACT & SUPPORT

PRINCIPAL ADITYA ENGINEERING COLLEGE SURAMPALEM - 533 437

Follow

f in 🔰

6



Conference proceedings © 2018

Proceedings of International Conference on Computational Intelligence and Data Engineering

Editors: <u>Nabendu Chaki, Agostino Cortesi, Nagaraju</u> Devarakonda

ICCIDE 2017

Presents novel ideas in most-happening areas of computational intelligence and data engineering Discusses a comprehensive understanding of the challenges of technological advancements from different viewpoints

Serves as a reference material for advance research

Includes supplementary material: sn.pub/extras


Part of the book series: Lecture Notes on Data Engineering and Communications Technologies (LNDECT, volume 9)

15k Accesses | 76 Citations



Sections

Table of contents





<u>Proceedings of International Conference on Computational Intelligence</u> and Data Engineering pp 293–300

Handwritten Symbol Recognition Using Hierarchical Shape Representation Model Based on Shape Signature

M. Raja Babu , T. Gokaramaiah & A. Vishnuvardhan Reddy

Conference paper | First Online: 21 December 2017

512 Accesses

Part of the <u>Lecture Notes on Data Engineering and</u>
<u>Communications Technologies</u> book series
(LNDECT,volume 9)

Abstract

The Signature represents visual object shape 2D contour in 1D to recognition shape of the objectQuery. This 1D shape representation translated into Centroid Distance Histogram (CDH) Gokaramaiah et al. (Comput Graph Image Process 25:357–370, 1974 [16]) to achieve invariant transformations such as translation, scale, rotation, flip. The CDH representation performs well in content-based image retrieval system with low computational complexity and this representation

In for

PRINCIPAL

ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

19. O. Starostenko, C. K. Cruz, A. Chavenz-Aragon, and R. Contreras. A novel shape indexing method for automatic classification of lepidoptera. *IEEE Computer Society*, 2007.

Author Declaration

We the undersigned declare that this manuscript is original, has not been published before and is not currently being considered for publication elsewhere. We confirm that all ethical approvals have been granted to the authors regarding data managed in this research. We further confirm that any aspect of the work covered in this manuscript has been conducted with the ethical approval of all relevant bodies and that such approvals are acknowledged within the manuscript.

Author information

Authors and Affiliations

Department of Information Technology, Aditya

Engineering College, Surampalem, East

Godavari, 533437, India

M. Raja Babu

Department of Computer Science and Engineering, Hyderabad Institute of Technology and Management, Gowdavally, Hyderabad, 501401, India

T. Gokaramaiah

Department of Computer Science and Engineering, G.Pulla Reddy Engineering College PRINCIPAL

ADITYA ENGINEERING COLLE : 4

SURAMPALEM - 533 437

Hierarchical Shape Representation Model Based on Shape Signature. In: Chaki, N., Cortesi, A., Devarakonda, N. (eds) Proceedings of International Conference on Computational Intelligence and Data Engineering. Lecture Notes on Data Engineering and Communications Technologies, vol 9. Springer, Singapore. https://doi.org/10.1007/978-981-10-6319-0_25

RIS

LENW

LENW

DOI

https://doi.org/10.1007/978-981-10-6319-0_25

Published Publisher Name Print ISBN

21 December Springer, 978-981-10-

2017 Singapore 6318-3

Online ISBN eBook Packages

978-981-10- <u>Engineering</u>

6319-0 <u>Engineering (R0)</u>

Not logged in - 106.208.7.48

Not affiliated

SPRINGER NATURE

© 2022 Springer Nature Switzerland AG. Part of Springer Nature.

PRINCIPAL

ABITYA ENGINEERING COLLEC.

SURAMPALEM - 533 437



Conference proceedings © 2017

Computer Communication, Networking and Internet Security

Proceedings of IC3T 2016

Editors: <u>Suresh Chandra Satapathy</u>, <u>Vikrant Bhateja</u>, <u>K. Srujan Raju</u>, <u>B. Janakiramaiah</u>

Includes supplementary material: sn.pub/extras

Part of the book series: <u>Lecture Notes in Networks</u> and <u>Systems</u> (LNNS, volume 5)

58k Accesses | 117 <u>Citations</u>

Sections

Table of contents

About this book

Keywords

Editors and Affiliations

About the editors

Bibliographic Information

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

This is a preview of subscription content, <u>access via</u> <u>your institution</u>.



<u>Computer Communication, Networking and Internet Security</u> pp 283–290

Novel Hash Based Key Generation for Stream Cipher in Cloud

Conference paper | First Online: 04 May 2017

897 Accesses

Part of the <u>Lecture Notes in Networks and Systems</u> book series (LNNS,volume 5)

Abstract

Cloud Computing is an advanced technology which provides services to the users on rental basis. Cloud minimizes the installation cost of hardware, software, applications setup at client side and these services are available at cloud server, accessed by any one, any time, any place through the internet. Apart from the benefits one big challenge faced by the cloud is security problem as the data and resources are not under the control of data owner. Security techniques are required to protect data from the unauthorized access. In this paper, we proposed simple efficient stream cipher to protect information which is stored in the cloud. Also a hash based key is generated for encryption. The

S WX

PRINCIPAL

ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Author information

Authors and Affiliations

Department of Computer Science & Engineering, Aditya Engineering College, Surampalem, AP, India

K. DeviPriya

Department of Computer Science & Engineering, UCEK, JNTUK, Kakinada, AP, India

L. Sumalatha

Corresponding author

Correspondence to K. DeviPriya.

Editor information

Editors and Affiliations

Anil Neerukonda Inst. of Tech. & Sci., Prof.,
Dept. of Computer Sci. & Engg. Anil
Neerukonda Inst. of Tech. & Sci.,
Visakhapatnam, Andhra Pradesh, India
Suresh Chandra Satapathy

Professional Colleges (SRMGPC), Shri Ramswaroop Memorial Group of Professional Colleges (SRMGPC), Lucknow, Uttar Pradesh, India

Vikrant Bhateja

CMR Technical Campus, Prof. & Head, Dept. of Comp. Sci. & Engg CMR Technical Campus, Hyderabad, India

K. Srujan Raju

DVR & Dr.HS MIC College of Technology, Professor DVR & Dr.HS MIC College of



Technology, Kanchikacherla, Andhra Pradesh, India

B. Janakiramaiah

Rights and permissions

Reprints and Permissions

Copyright information

© 2017 Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper

DeviPriya, K., Sumalatha, L. (2017). Novel Hash Based Key Generation for Stream Cipher in Cloud. In: Satapathy, S., Bhateja, V., Raju, K., Janakiramaiah, B. (eds) Computer Communication, Networking and Internet Security. Lecture Notes in Networks and Systems, vol 5. Springer, Singapore. https://doi.org/10.1007/978-981-10-3226-4_28

DOI

https://doi.org/10.1007/978-981-10-3226-4_28

Published

Publisher Name

Print ISBN

04 May 2017

Springer,

978-981-10-

Singapore

3225-7

Online ISBN

eBook Packages

978-981-10-

Engineering

3226-4

Engineering (R0)

ADITYA ENGINEERING COLLEGE SURAMPALEM - 533 437